



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/411,792	10/01/1999	David Alan Eward	99-TK-238	8808

7590

08/27/2003

Lisa K. Jorgenson, Esquire  
STMicroelectronics, Inc.  
1310 Electronics Drive  
Carrollton, TX 75006-5039

EXAMINER

VO, TED T

ART UNIT

PAPER NUMBER

2122

DATE MAILED: 08/27/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

09/411,792

Applicant(s)

EDWARD ET AL.

Examiner

Ted T. Vo

Art Unit

2122

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 01 October 1999.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-60 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-60 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 5,6.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

**DETAILED ACTION**

1. This action is in response to the communication filed on 10/01/99.  
Claims 1-60 are original claims.  
Claims 1-60 are pending in the application.

***Information Disclosure Statement***

2. Some contents of information disclosure statement filed on 7/31/00, which are not marked with initials, are not considered by examiner. Each of these contents, which is not marked with the examiner's initial, is cited as in full submission; but only its abstract is written in English. It would be required that a submission for consideration is in full English version. See MPEP 609.

***Claim Rejections - 35 USC § 102***

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-60 are rejected under 35 U.S.C. 102(b) as being anticipated by Circello et al. (US No. 5,737,516), submitted by applicants.

Given the broadest reasonable interpretation of followed claims in light of the specification.

As per claim 1:

Circello teaches, "*At least one processor* (Figure 1, figure feature core 9); *a debug circuit* (Figure 1, all circuitries connecting to figure feature core 9); *a system bus coupling the processor and debug circuit* (Figure 1, system bus controller 8); *a communication link coupling the processor and debug circuit* (see figure 2, all connections/bus between core 9 and the debug module 10), *where the processor is configured to transmit to the debug through the communication link a plurality of bit values each representing a state of an operation in the processor including at least one of: and operand address and an instruction address* (see definition/discussion about connectivity, column 3, lines 54-65).

As per claim 2: Circello shows KControl and KBus that relates together in debugging, (column 4, lines 55-67), and discusses a pipeline operation that produces outputs to KADDR and KDATA of KBus (see column 6, lines 5-25).

As per claim 3: In coupled with KBUS, Circello discusses a register that stores program counter breakpoint (see column 9, lines 49-61).

As per claim 4: Being inherent from debug mode operation (column 12, lines 35-39). Circello teaches that the counter program breakpoint defines a region in a local address space (see column 13, lines 37-50) belonged to a data processing system (figure 1) might be used to trigger breakpoint function. It further provides pipelines accessibility to cause a step instruction execution (see started column 19, line 64 to column 20, line 61).

As per claim 5: Circello teaches inherently the limitation in discussing the trigger response (see column 29, lines 24-40).

As per claim 6: Regarding limitation, "a first instruction past a branch instruction", Circello teaches inherently the limitation in using the value, %0101 of the PST signal (see column 15, lines 46-50).

As per claim 7: Circello teaches inherently the limitation in using the values of the PST signal (see column 15, lines 46-50) for indicating branch or return instructions, where the PST receives information from KBus.

As per claim 8: Circello discloses real-time tracing that provides a unique trace function (see column 22, lines 14-16).

As per claim 9: Circello discloses a PST that receives information from KBus to provide bit information to reflect an execution status of the CPU (see column 15, lines 10-2).

As per claim 10: Circello discloses the PST that receives information from KBus to assert some of bit values for exception processing (see figure 10).

As per claim 11: Circello discloses the mechanism in the figure 2 that is configured to transmit debug information to the debug module via K-Bus and control links connected to the core 9.

As per claim 12: Circello discloses the PST that receives information from KBus to assert bit values (figure 10). Some of these bit values indicate executions of instructions.

As per claim 13: Circello discloses the PST that receives information from KBus to assert bit values (figure 10). Some of these bit values indicate identifier information of executions. For example, one of bit values indicates that a branch is taken.

As per claim 14: Circello provides debugging which is capable of performing exception/interrupt handling (figure 10, or column, 8, lines 35-41).

As per claim 15: Claims limitation is inherent in bits values. For example, the signal from K\_BUS causes the control 60 to generate PST and DDATA. The table in columns 22-23 describes bit values of the DDATA, where these values are used by external development system to view the execution of instructions.

As per claim 16: For a matching with a memory address access by the processor in response to an execution instruction is inherent in branching/jumping or exception/interrupt.

As per claim 17: Being inherent in execution of single instruction step mode (column 11, lines 55-56) or the status that indicates, 'begin execution of an instruction' (figure 10).

Art Unit: 2122

As per claim 18: Circello discloses the PST that receives information from KBus to assert bit values (figure 10). Some of these bit values indicate identifier information of executions. For example, one of bit values indicates that a branch is taken.

As per claim 19: Being inherent in execution of tracing function (see column 22, lines 14-25) or the status that indicates, 'begin execution of an instruction' (figure 10).

As per claim 20: Figure 1 has means of a single integrated circuit.

As per claim 21:

Circello teaches, *"At least one processor (Figure 1, figure feature core 9); a debug circuit (Figure 1, all circuitries connecting to figure feature core 9); a system bus coupling the processor and debug circuit (Figure 1, system bus controller 8); a communication link coupling the processor and debug circuit (see figure 2, all connections/bus between microprocessor 9 and the debug module 10), where the processor is configured to transmit to the debug through the communication link a plurality of bit values each representing a state of an operation in the processor including at least one of: and operand address; an instruction address; and an operand value (see definition/discussion about connectivity, column 3, lines 54-65); where the processor is further to configured to transmit to the debug circuit: a program counter value indicating the program counter of the processor at a write back stake of a pipeline of the processor (address space), a status indicating that a computer instruction is in the writeback stage is valid computer instruction (valid instruction used in hardware development as masked with a given value; inherent in masked valued, column 13, line 43); a status indicating that the computer instruction in the write back stage is a first instruction past an execute branch instruction; a status indicating a type of executed branch instruction and process identifier information of an executed instruction (see started from column 12 , line 15 to column 13, line 64, teaching of address space that defines a range started with a breakpoint location; and see DDATA bit definitions, the table in columns 22-23).*

As per claims 22, 42: The claims have the claimed functionality corresponding to the functionality of claim

1. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 1.

As per claims 23, 43: The claims have the claimed functionality corresponding to the functionality of claim

2. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 2.

As per claim 24: The claim has the claimed functionality corresponding to the functionality of claim 3.

Claim is rejected in the same reasons set forth in connecting to the rejection of claim 3.

As per claims 25, 44: The claims have the claimed functionality corresponding to the functionality of claim

4. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 4.

As per claims 26, 45: The claims have the claimed functionality corresponding to the functionality of claim

5. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 5.

As per claims 27, 46: The claims have the claimed functionality corresponding to the functionality of claim

6. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 6.

As per claim 28, 47: The claims have the claimed functionality corresponding to the functionality of claim

7. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 7.

As per claim 29, 48: The claims have the claimed functionality corresponding to the functionality of claim

8. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 8.

As per claims 30, 49: The claims have the claimed functionality corresponding to the functionality of claim

9. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 9.

As per claims 31, 50: The claims have the claimed functionality corresponding to the functionality of claim

10. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 10.

As per claims 32, 51: The claims have the claimed functionality corresponding to the functionality of claim

11. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 11.

As per claims 33, 52: The claims have the claimed functionality corresponding to the functionality of claim

12. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 12.

As per claims 34, 53: The claims have the claimed functionality corresponding to the functionality of claim

13. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 13.

Art Unit: 2122

As per claims 35, 54: The claims have the claimed functionality corresponding to the functionality of claim 14. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 14.

As per claims 36, 55: The claims have the claimed functionality corresponding to the functionality of claim 15. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 15.

As per claims 37, 56: The claims have the claimed functionality corresponding to the functionality of claim 16. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 16.

As per claims 38, 57: The claims have the claimed functionality corresponding to the functionality of claim 17. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 17.

As per claims 39, 58: The claims have the claimed functionality corresponding to the functionality of claim 18. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 18.

As per claims 40, 59: The claims have the claimed functionality corresponding to the functionality of claim 19. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 19.

As per claims 41, 60: The claims have the claimed functionality corresponding to the functionality of claim 20. Claims are rejected in the same reasons set forth in connecting to the rejection of claim 20.

### ***Conclusion***

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.  
**Miyamori et al.**, US patent No. 5,978,937.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ted T. Vo whose telephone number is (703) 308-9049. The examiner can normally be reached on Monday-Friday from 8:00 AM to 5:30 PM ET. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Dam, can be reached on (703) 305-4552.

The fax phone numbers for this Group are:

Official: (703) 746-7239;

After Final: (703) 746-7238;



Application/Control Number: 09/411,792

Page 8

Art Unit: 2122

Non-Official: (703) 746-7240.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-3900.

TTV  
August 12, 2003



**TUAN Q. DAM**  
**PRIMARY EXAMINER**